module hello(
	input clk,
	input reset,
	output reg [1:0] q
);

	always @(posedge clk) begin
		if (reset)
			q <= 1'b0;
		else
			q <= q + 1'b1;
	end
	
endmodule
